## FEATURES

- 64-Position
- 10k, 50k, 100k $\Omega$ end-to-end terminal resistance
- Simple Up/Down Digital or Manual Configurable Control
- Mid-Scale Preset
- Low Potentiometer Mode TC 10ppm/ ${ }^{\circ} \mathrm{C}$
- Low Rheostat Mode TC 35ppm/ ${ }^{\circ} \mathrm{C}$
- Ultra low power, IDD = 5 $\mu \mathrm{A}$ Max
- Fast Adjustment Time, ts =1 $\mu \mathrm{s}$
- Chip Select Enable Multi-Devices Operation
- Low Operating Voltage, 2.7V to 5.5V
- Automotive Temperature Range $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$
- Compact Thin SOT23-8 ( $2.9 \mathrm{~mm} \times 3 \mathrm{~mm}$ ) package


## APPLICATIONS

- Mechanical Potentiometers and Trimmers Replacements
- LCD Contrast, Brightness, and Backlight Controls
- Portable Electronics Level Adjustments
- Programmable Power Supply
- Digital Trimmers Replacements
- Automatic Close Loop Control


## GENERAL DESCRIPTIONS

AD5227 is Analog Devices latest 64-Step Up/Down Control Digital Potentiometer ${ }^{1}$. This device performs the same electronic adjustment function as a 5 V potentiometer or variable resistor. Its common 3-wire up/down interface allows high-speed as well as low-speed digital controls. AD5227 presets to mid-scale in power up. When $\overline{\mathrm{CS}}$ is enabled, the Up/Down direction is depended on the state of $U / \bar{D}$ and it executes at every clock pulse. The interface is simple that can be controlled by any host controllers, discrete logics, and manually with rotary encoder or push buttons. AD5227 adequate resolution, small footprint, and simple interface enable it to be the potential replacements of mechanical potentiometers and trimmers with typically 6X improved resolution, solid-state reliability, and design layout flexibility. These enhancements can result in considerable cost saving in end users' systems.
The AD5227 is available in compact thin SOT23-8 package. All parts are guaranteed to operate over the extended industrial temperature range of $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$.

Note

1. The term digital potentiometer and RDAC are used interchangeably.

Table 1. Truth Table

| $\overline{\mathrm{CS}}$ | CLK | $\mathbf{U} / \overline{\mathrm{D}}$ | Operation |
| :--- | :--- | :--- | :--- |
| 0 | $\downarrow$ | 0 | Rwв Decrement, Rwa Increment |
| 0 | $\downarrow$ | 1 | Rwв Increment, Rwa Decrement |
| 1 | X | X | No Operation |

## PIN CONFIGURATION



Figure 2. Pin Configuration

## TABLE OF CONTENTS

General Description ...............Error! Bookmark not defined. AD5227—Specifications........Error! Bookmark not defined.
Absolute Maximum Ratings .
Thermal Resistance............Error! Bookmark not defined.
Pin Configurations And Functional Descriptions........ Error!
Bookmark not defined.
Typical Performance Characteristics ..Error! Bookmark not defined.
Theory of Operation Error! Bookmark not defined.
Outline Dimensions. ..... 10
ESD Caution. ..... 10

## REVISION HISTORY

Revision PrD: Initial Version

Table 2. ELECTRICAL CHARACTERISTICS 10k, 50k, 100k $\Omega$ VERSION $\left(V_{D D}=+3 \mathrm{~V} \pm 10 \%\right.$ or $+5 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{A}}=+\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{B}}=0 \mathrm{~V},-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}$ $<+105^{\circ} \mathrm{C}$ unless otherwise noted.)

| Parameter | Symbol | Conditions | Min | Typ ${ }^{1}$ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DC CHARACTERISTICS RHEOSTAT MODE |  |  |  |  |  |  |
| Resistor Differential NL ${ }^{2}$ <br> Resistor Nonlinearity ${ }^{2}$ <br> Nominal resistor tolerance <br> Resistance Temperature Coefficient <br> Wiper Resistance <br> Wiper Resistance | R-DNL <br> R-INL <br> $\Delta R_{A B} / R_{A B}$ <br> $\left(\Delta R_{A B} / R_{A B}\right)$ <br> $\mathrm{R}_{\mathrm{W}}$ <br> $\mathrm{R}_{\mathrm{w}}$ | $\begin{aligned} & R_{W B}, V_{A}=N C \\ & R_{W B}, V_{A}=N C \\ & T_{A}=25^{\circ} \mathrm{C} \\ & T \\ & I_{W}=V_{D D} / R, V_{D D}=5 V \\ & I_{W}=V_{D D} / R, V_{D D}=2.7 \mathrm{~V} \end{aligned}$ | -1 -1 -30 | $\begin{gathered} \pm 0.25 \\ \pm 0.5 \\ \\ 120 \\ 200 \end{gathered}$ | $\begin{gathered} +1 \\ +1 \\ 30 \\ 35 \\ 200 \\ 400 \end{gathered}$ |  |
| DC CHARACTERISTICS POTENTIOMET <br> Resolution <br> Integral Nonlinearity ${ }^{4}$ <br> Differential Nonlinearity ${ }^{4}$ <br> Voltage Divider Temperature Coeffic <br> Full-Scale Error <br> Zero-Scale Error | TER DIVIDER <br> N <br> INL <br> DNL <br> ient $\left(\Delta V_{w} / V\right.$ <br> $V_{\text {WFSE }}$ <br> $V_{\text {WZSE }}$ | MODE <br> /atMid-scale <br> +32 Steps from Mid-scale (Full-scale) <br> -32 Steps from Mid-scale (Zero-scale) | $\begin{gathered} -1 \\ -1 \\ -2 \\ 0 \end{gathered}$ | $\begin{gathered} \pm 0.5 \\ \pm 0.1 \\ 5 \\ -0.5 \\ +0.5 \end{gathered}$ | $\begin{gathered} 6 \\ +1 \\ +1 \\ +0 \\ +1 \end{gathered}$ | $\begin{array}{r} \text { Bits } \\ \mathrm{LSB} \\ \mathrm{LSB} \\ \mathrm{ppm} /{ }^{\circ} \mathrm{C} \\ \mathrm{LSB} \\ \mathrm{LSB} \end{array}$ |
| RESISTOR TERMINALS <br> Voltage Range ${ }^{5}$ <br> Capacitance ${ }^{6}$ A, B <br> Capacitance ${ }^{6}$ W <br> Common Mode Leakage | $\begin{aligned} & \mathrm{V}_{\mathrm{A}, \mathrm{~B}, \mathrm{~W}} \\ & \mathrm{C}_{\mathrm{A}, \mathrm{~B}} \\ & \mathrm{C}_{\mathrm{W}} \\ & \mathrm{I}_{\mathrm{CM}} \end{aligned}$ | $\mathrm{f}=1 \mathrm{MHz}$, measured to GND, Mid-scale $\mathrm{f}=1 \mathrm{MHz}$, measured to GND, Mid-scale $\mathrm{V}_{\mathrm{A}}=\mathrm{V}_{\mathrm{B}}=\mathrm{V}_{\mathrm{W}}$ | 0 | $\begin{gathered} 45 \\ 60 \\ 1 \end{gathered}$ | $V_{D D}$ | V pF pF nA |
| DIGITAL INPUTS \& OUTPUTS <br> Input Logic High <br> Input Logic Low <br> Input Current <br> Input Capacitance ${ }^{6}$ | $\begin{aligned} & \mathrm{v}_{\mathrm{IH}} \\ & \mathrm{v}_{\mathrm{IL}} \\ & \mathrm{I}_{\mathrm{IL}} \\ & \mathrm{c}_{\mathrm{IL}} \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{DD}}=+5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IN}}=0 \mathrm{~V} \text { or }+5 \mathrm{~V} \end{aligned}$ | 2.4 | 5 | $\begin{gathered} 0.8 \\ 1 \end{gathered}$ | V V $\mu \mathrm{A}$ pF |
| POWER SUPPLIES <br> Power Supply Range <br> Supply Current <br> Power Dissipation ${ }^{10}$ <br> Power Supply Sensitivity | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}} \\ & \mathrm{I}_{\mathrm{DD}} \\ & \mathrm{P}_{\mathrm{DISS}} \\ & \mathrm{PSS} \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{IH}}=+5 \mathrm{~V} \text { or } \mathrm{V}_{\mathrm{IL}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=+5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IH}}=+5 \mathrm{~V} \text { or } \mathrm{V}_{\mathrm{IL}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=+5 \mathrm{~V} \\ & \Delta \mathrm{~V}_{\mathrm{DD}}=+5 \mathrm{~V} \pm 10 \% \end{aligned}$ | +2.7 | 0.05 | $\begin{gathered} +5.5 \\ 5 \\ 25 \\ 0.15 \end{gathered}$ | $\begin{array}{r} \mathrm{V} \\ \mu \mathrm{~A} \\ \mu \mathrm{~W} \\ \% / \% \end{array}$ |
| DYNAMIC CHARACTERISTICS ${ }^{6,9,11}$ <br> Bandwidth -3dB <br> Total Harmonic Distortion <br> $\mathrm{V}_{\mathrm{W}}$ Settling Time <br> Resistor Noise Voltage | $\begin{array}{\|l} \hline \mathrm{BW} \\ \mathrm{THD}_{\mathrm{W}} \\ \mathrm{t}_{\mathrm{S}} \\ \mathrm{e}_{\mathrm{N} \_\mathrm{WB}} \\ \hline \end{array}$ | $\begin{aligned} & R_{A B}=10 \mathrm{k} / 50 \mathrm{k} / 100 \mathrm{k} \Omega, \text { Mid-scale } \\ & \mathrm{V}_{\mathrm{A}}=1 \mathrm{Vrms}+2 \mathrm{~V} \mathrm{dc}, \mathrm{~V}_{\mathrm{B}}=2 \mathrm{~V} \mathrm{DC}, \mathrm{f}=1 \mathrm{KHz} \\ & \mathrm{~V}_{\mathrm{A}}=\mathrm{V}_{\mathrm{DD}}, \mathrm{~V}_{\mathrm{B}}=0 \mathrm{~V}, \pm 1 \mathrm{LSB} \text { error band } \\ & \mathrm{R}_{\mathrm{WB}}=5 \mathrm{~K} \Omega, \mathrm{f}=1 \mathrm{kHz} \end{aligned}$ |  | $\begin{gathered} 600 / \mathrm{X} / \mathrm{Y} \\ 0.05 \\ 1 \\ 14 \end{gathered}$ |  | $\begin{array}{r} \mathrm{kHz} \\ \% \\ \mu \mathrm{~s} \\ \mathrm{nV} \sqrt{ } \mathrm{~Hz} \end{array}$ |
| INTERFACE TIMING CHARACTERISTICS <br> Input Clock Pulse Width $\overline{\mathrm{CS}}$ to CLK Setup Time $\overline{\mathrm{CS}}$ Rise to CLK Hold Time U/D to Clock Fall Setup Time | S applies <br> $\mathrm{t}_{\mathrm{CH}, \mathrm{t}_{\mathrm{CL}}}$ <br> $\mathrm{t}_{\mathrm{CSS}}$ <br> $\mathrm{t}_{\mathrm{CSH}}$ <br> tuds | all parts(Notes 6,12) Clock level high or low | $\begin{aligned} & 10 \\ & 10 \\ & 10 \\ & 10 \end{aligned}$ |  |  | ns ns ns ns |

## NOTES:

1. Typicals represent average readings at $+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V}$.
2. Resistor position nonlinearity error R-INL is the deviation from an ideal value measured between the maximum resistance and the minimum resistance wiper positions. R-DNL measures the relative step change from ideal between successive tap positions. Parts are guaranteed monotonic.
3. INL and DNL are measured at $\mathrm{V}_{\mathrm{w}}$ with the RDAC configured as a potentiometer divider similar to a voltage output $\mathrm{D} / \mathrm{A}$ converter. $\mathrm{V}_{\mathrm{A}}=\mathrm{V}_{\mathrm{DD}}$ and $\mathrm{V}_{B}=0 \mathrm{~V}$.

DNL specification limits of $\pm 1$ LSB maximum are Guaranteed Monotonic operating conditions.
5. Resistor terminals $A, B, W$ have no limitations on polarity with respect to each other.
6. Guaranteed by design and not subject to production test.
7. Measured at the A terminal. The A terminal is open circuited in shutdown mode.
9. Bandwidth, noise and settling time are dependent on the terminal resistance value chosen. The lowest $R$ value results in the fastest settling time and highest bandwidth. The highest R value result in the minimum overall power consumption.
10. PDISS is calculated from ( $\mathrm{I}_{\mathrm{DD}} \times \mathrm{V}_{\mathrm{DD}}$ ). CMOS logic level inputs result in minimum power dissipation.

## Preliminary Technical Data

[^0]12. See timing diagram for location of measured values. All input control voltages are specified with $\mathrm{t}_{\mathrm{R}}=\mathrm{t}_{\mathrm{F}}=1 \mathrm{~ns}\left(10 \%\right.$ to $90 \%$ of $\left.\mathrm{V}_{\mathrm{DD}}\right)$ and timed from a voltage level of 1.6 V . Switching characteristics are measured using both $V_{D D}=+5 \mathrm{~V}$.

## Absolute Maximum Ratings

Table 3. AD5227 Absolute Maximum Ratings

| Parameter | Rating |
| :---: | :---: |
| $V_{\text {DD }}$ to GND | -0.3, +7V |
| $\mathrm{V}_{\mathrm{A}}, \mathrm{V}_{\mathrm{B}}, \mathrm{V}_{\mathrm{W}}$ to GND | GND, $\mathrm{V}_{\mathrm{DD}}$ |
| Maximum Current <br> Iwb, Iwa Pulsed <br> Iwв Continuous ( $\mathrm{Rwb} \leq 1 \mathrm{k} \Omega$, A open) ${ }^{1}$ <br> Ima Continuous ( $\mathrm{Rwa} \leq 1 \mathrm{k} \Omega$, B open) ${ }^{1}$ | $\begin{aligned} & \pm 20 \mathrm{~mA} \\ & \pm 5 \mathrm{~mA} \\ & \pm 5 \mathrm{~mA} \end{aligned}$ |
| Digital Input Voltage to GND | OV, $\mathrm{V}_{\mathrm{DD}}$ |
| Operating Temperature Range | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ |
| Maximum Junction Temperature ( $\mathrm{T}_{\mathrm{J}} \mathrm{max}$ ) | $150^{\circ} \mathrm{C}$ |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead Temperature (Soldering, 10-30 sec) | $245^{\circ} \mathrm{C}$ |
| Thermal Resistance ${ }^{2} \theta_{\mathrm{JA}}$, | $230^{\circ} \mathrm{C} / \mathrm{W}$ |
| ${ }^{1}$ Maximum terminal current is bounded by the maximum applied voltage across any two of the $A, B, a n d W$ terminals at a given resistance, the maximum current handling of the switches, and the maximum power dissipation of the package. $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$. <br> Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition s above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. <br> ${ }^{2}$ Package Power Dissipation $=\left(\mathrm{T}_{\mathrm{J}} \mathrm{MAX}-\mathrm{T}_{\mathrm{A}}\right) / \theta_{\mathrm{JA}}$ |  |

## Pin Configurations And Functional Descriptions



Figure 3. SOT23-8
Table 4. Pin Function Descriptions

| Pable 4. Pin FunctionDescriptions <br> 1 Name |  |  |
| :--- | :--- | :--- |
| CLK | Clock Input. Each Clock Pulse Executes <br> The Step-Up or Step-Down of the <br> Resistances. The Direction is Determined <br> By The State in U/D/Pin. Clock is <br> Negative Edge Trigger |  |
| 2 | $\mathrm{U} / \overline{\mathrm{D}}$ | Up/Down Selections. Logic 1 Selects Up <br> and 0 Selects Down |
| 3 | A | Resistor Terminal A. GND $\leq \mathrm{V}_{\mathrm{A}} \leq \mathrm{V}_{\mathrm{DD}}$ |
| 4 | GND | Common Ground |
| 5 | W | Wiper Terminal W. GND $\leq \mathrm{V}_{\mathrm{W} \leq} \leq \mathrm{V}_{\mathrm{DD}}$ |


| 6 | $B$ | Resistor Terminal B. GND $\leq \mathrm{V}_{\mathrm{B}} \leq \mathrm{V}_{\mathrm{DD}}$ |
| :--- | :--- | :--- |
| 7 | $\overline{\mathrm{CS}}$ | Chip Select. Active Low |
| 8 | $\mathrm{~V}_{\mathrm{DD}}$ | Positive Power Supply, +2.7 V to +5.5 V |

## INTERFACE TIMING DIAGRAM



Figure 4.Stepping Up Rwb


Figure 5. Stepping Down Rwb


Figure 6. Detail Timing Diagram

## OPERATION

The AD5227 provides a 64 position digitally-controlled potentiometer device. It presets to a mid-scale at system power ON. When $\overline{\mathrm{CS}}$ is enabled, changing the resistance settings is achieved by clocking the CLK pin. The direction of stepping is controlled by the U/D control input. Additional CLK pulses will not change the wiper setting when the wiper hits the maximum or the minimum setting. When push button switch is used to control the clock, appropriate de-bounce circuitry should be considered. The timing requirements are shown in Figure 6.


## PROGRAMMING THE DIGITAL POTENTIOMETERS Rheostat Operation

If only the W -to- B or W -to-A terminals are used as variable resistor, the unused terminal can be opened or shorted with W , such operation is called rheostat mode, Figure 8.


B


B


B

Figure 8. Rheostat Mode Configuration

The end-to-end resistance $R_{A B}$ has 64 contact points accessed by the wiper terminal, plus the B terminal contact if $R_{w b}$ is used, , see Figure 7. Clocking the CLK input will step $\mathrm{R}_{\text {wB }}$ by one step and the direction is determined by the state of $U / \bar{D}$ pin. In the open loop applications, the change of resistance, $\mathrm{R}_{\mathrm{wb}}$ can be determined by the number of clock pulses applied to the clock pin provided its maximum and minimum settings are not reached. The Rwв can therefore be approximated as

$$
\begin{equation*}
\Delta R_{W B}= \pm\left(C P \cdot \frac{R_{A B}}{64}+R_{W}\right) \tag{1}
\end{equation*}
$$

where:
$C P$ is the number of clock pulses.
$R_{A B}$ is the end-to-end resistance.
$R_{W}$ is the wiper resistance contributed by the on-resistance of the internal switch.

Since in the lowest end of the resistor string, a finite wiper resistance of 60 is present. Care should be taken to limit the current flow between W and B in this state to a maximum pulse current of no more than 20 mA . Otherwise, degradation or possible destruction of the internal switch contact can occur.

Similar to the mechanical potentiometer, the resistance of the RDAC between the wiper W and terminal A also produces a digitally controlled complementary resistance $\mathrm{R}_{\mathrm{wA}}$. When these terminals are used, the B-terminal can be opened or shorted to W. The $R_{W A}$ can also be approximated if its maximum and minimum settings are not reached.

$$
\begin{equation*}
\Delta R_{W A}= \pm\left((64-C P) \frac{R_{A B}}{64}+R_{W}\right) \tag{2}
\end{equation*}
$$

Equations 1 and 2 do not apply when $\mathrm{CP}=0$.
The typical distribution of the resistance tolerance from device to device is process lot dependent and is possible to have $\pm 30 \%$ tolerance.

## Potentiometer Mode Operation

If all three terminals are used, the operation is called the potentiometer mode. The most common configuration is the voltage divider operation, Figure 9.


Figure 9. Potentiometer Mode Configuration
The transfer function is:
$\Delta V_{W}=\frac{\frac{C P}{64} R_{A B}+R_{W}}{R_{A B}+2 R_{W}} V_{A}$
If we ignore the effect of the wiper resistance, the transfer function simplifies to

$$
\begin{equation*}
\Delta V_{W}=\frac{C P}{64} V_{A} \tag{4}
\end{equation*}
$$

Unlike in rheostat mode operation where the absolute tolerance is high, potentiometer mode operation yields an almost ratio-metric function of CP/64 with a relatively small error contributed by the $\mathrm{R}_{\mathrm{W}}$ terms, the tolerance effect is therefore almost cancelled. Although the thin film step resistor RS and CMOS switches resistance $\mathrm{R}_{\mathrm{w}}$ have very different temperature coefficients, the ratio-metric adjustment also makes the overall temperature coefficient effect reduced to $5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ except at low value codes where Rw dominates.

Potentiometer mode operations include others operations such as opamp input and feedback resistors network and other voltage scaling applications. A, W, and B terminals can in fact be input or output terminals and have no polarity constraint provided that $\left|\mathrm{V}_{\mathrm{AB}}\right|,\left|\mathrm{V}_{\mathrm{WA}}\right|$, and $\left|\mathrm{V}_{\mathrm{WB}}\right|$ do not exceed VDD-to-GND.

## INTERFACING

The AD5227 contains a three-wire serial input interface. The three inputs are clock (CLK), $\overline{\mathrm{CS}}$ (Chip Select), and up/down control (U/D). These inputs can be controlled digitally for optimum speed and flexibility. Standard logic families work well. On the other hand, they can also be controlled by mechanical means for simple manual operation. The states of the $\overline{C S}$ and $U / \bar{D}$ can be selected by the mechanical switches. The CLK input can be controlled by a pushbutton but it should be properly debounced by flip-flops or other suitable means. The negative-edge sensitive CLK input requires clean transitions to avoid clocking multiple pulses into the internal UP/Down counter register.
When $\overline{\mathrm{CS}}$ is pulled low, a clock pulse increments or decrements the up/down counter and the direction is determined by the state of
the $U / \bar{D}$ control pin. When the state of $U / \bar{D}$ remains, the device continues to change to the same direction under consecutive clocks until it hits the end of the resistance setting.

All digital inputs are protected with a series input resistor and parallel Zener ESD structure shown in Figure 10. Applies to digital input pins $\overline{C S}, U / \bar{D}$, and CLK.


Figure 10. Equivalent ESD Protection Digital Pins

## Terminal Voltage Operation Range

The AD5227 is designed with internal ESD diodes for protection but they also set the boundary of the terminal operating voltages. Positive signals present on terminal $\mathrm{A}, \mathrm{B}$, or W that exceeds $\mathrm{V}_{\mathrm{DD}}$ will be clamped by the forward biased diode. There is no polarity constraint between $\mathrm{V}_{\mathrm{AB}}, \mathrm{V}_{\mathrm{WA}}$, and $\mathrm{V}_{\mathrm{WB}}$ but they cannot be higher than $V_{\text {DD-to-GND. }}$


Figure 11. Maximum Terminal Voltages Set by $V_{D D}$ and GND

## Power-Up and Power-Down Sequences

Since there are ESD protection diodes that limit the voltage compliance at terminals A, B, and W (Figure 11), it is important to power $\mathrm{V}_{\mathrm{DD}}$ before applying any voltage to terminals $\mathrm{A}, \mathrm{B}$, and W . Otherwise, the diodes will be forward biased such that $V_{D D}$ will be powered unintentionally and may affect the rest of the users' circuit. Similarly, VDD should be powered down last. The ideal power-up sequence is in the following order: $G N D, V_{D D}$, digital inputs, and $\mathrm{V}_{\mathrm{A} / \mathrm{B} / \mathrm{W}}$. The order of powering $\mathrm{V}_{\mathrm{A}}, \mathrm{V}_{\mathrm{B}}, \mathrm{V}_{\mathrm{W}}$, and digital inputs is not important as long as they are powered after $\mathrm{V}_{\mathrm{DD}}$.

## Layout and Power Supply Biasing

It is always a good practice to employ compact, minimum lead length layout design. The leads to the input should be as direct as possible with a minimum conductor length. Ground paths should have low resistance and low inductance.

Similarly, it is also good practice to bypass the power supplies with quality capacitors. Low ESR (Equivalent Series Resistance) $1 \mu \mathrm{~F}$ to $10 \mu \mathrm{~F}$ tantalum or electrolytic capacitors should be applied at the
supplies to minimize any transient disturbance and filter low frequency ripple. Figure 12 illustrates the basic supply-bypassing configuration for the AD5227


Figure 12. Power Supply Bypassing

The ground pin of the AD5227 is a digital ground reference. To minimize the digital ground bounce, the AD5227 ground terminal should be joined remotely to the common ground ground, Figure 12

## APPLICATIONS

Manual Control with Push Button and Toggle Switch


Figure 13. Manual Push Button Up/Down Control

## Manual Control with Rotary Encorder



Figure 14. Manual Rotary Control


Figure 15 shows a simple automatic close loop controller that can be used in many different applications. The core of the controller consists of a one time programmable digital pot, a comparator, a 6bit up/down control digital pot, and a Schmitt trigger NAND gate. For illustration purpose, the application shows a conceptual linear control of white LED. Typical white LEDs employ PWM controls for efficiency purpose but the circuit above can be expanded to PWM with an addition of a boost regulator.

In the factory calibration, the one time programmable ${ }^{1}$ digital pot AD5273 is used to adjust various intensity levels. Once the desirable level is determined, a computer program can program such setting permanently and the system can be shipped to the field.

When the system is powered up, we may assume the white LED remains at off due to the delay. The photocell sensor senses no intensity and therefore provides high output resistance. The comparator -IN node becomes high and outputs low if this level is higher than the + IN reference level and makes the up/down control digital pot select to the count down direction. AD5227 will decrement at every clock pulse generated by the clock generator U4, R3, and C1. The continued lowering of P1's gate voltage makes it turn on harder to drive the white LED. The operation reverses when the white LED intensity is higher than the reference level. This system is therefore self-regulated. Although the resolution is limited to $\pm 1.6 \%$, this system is a simple self-contained close loop control and is adaptive if U 1 is made adjustable at the field

## Constant Bias To Retain Resistance Setting

For users who consider EEMEM pots but cannot justify the additional cost for their designs, they may consider AD5227 as low cost alternatives. They may constantly bias the AD5227 with the supply to retain the resistance setting. AD5227 is designed specifically with low power in mind that allows power conservation even in the battery-operated systems. As shown in Figure 16, a similar low power digital pot is applied in a 3.4 V 450 mAhour Li -ion cellphone battery. The measurement shows that the device drains negligible power. Constantly bias the pot is not an impractical approach because most of the portable devices nowadays do not require detachable batteries for charging purpose. Although the resistance setting of AD5227 will be lost when the battery needs replacement, such event occurs infrequently that such inconvenience is justified for most applications. And when it happens, user should be provided with a mean to adjust the setting accordingly.


Figure 16. Battery Consumption Measurement.

## Outline Dimensions

Dimensions shown in inches and (mm)


Figure 17. 8-Lead Small Outline Transistor Package [Thin SOT-23] (UJ-8) Dimensions shown in millimeters

## ESD Caution

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.

Table 1. Ordering Guide

| Model $^{1}$ | $\mathbf{R}_{\text {AB }}(\mathbf{k} \Omega)$ | Temp Range | Package Code | Package <br> Description | Full Container <br> Quantity | Brand |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| AD5227BUJZ10-R7 | 10 | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | UJ | SOT23-8 | 3000 | D3G |
| AD5227BUJZ10 | 10 | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | UJ | SOT23-8 | 250 | D3G |
| AD5227BUJZ50-R7 | 50 | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | UJ | SOT23-8 | 3000 | D3H |
| AD5227BUJZ50 | 50 | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | UJ | SOT23-8 | 250 | D3H |
| AD5227BUJZ100-R7 | 100 | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | UJ | SOT23-8 | 3000 | D3J |
| AD5227BUJZ100 | 100 | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | UJ | SOT23-8 | 250 | D3J |
| AD5227EVAL | 10 |  |  |  | 1 |  |

1. $\mathrm{Z}=\mathrm{Pb}$ Free Parts

The end-to-end resistance RAB is available in $10 \mathrm{k} \Omega, 50 \mathrm{k} \Omega$, and $100 \mathrm{k} \Omega$. The final three characters of the part number determine the nominal resistance value, e.g., $10 \mathrm{k} \Omega=10$.


[^0]:    11. All dynamic characteristics use $\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V}$.
